I. Introduction
A UNIQUE feature of the recently reported [1] complementary thin-base symmetric lateral bipolar transistors on SOI, illustrated in Figs. 1(a) and 1(b) , is the absence of a lightly doped collector. The lateral transistors have no deleterious base push out effect. Unlike vertical bipolar transistors, there is no rapid performance drop off at high current densities. The lateral transistors operate equally fast in forward-active and reverse-active modes. In this paper, the frequency response of this device is examined in detail. Specifically, its f T , f max , and V A are calculated for a wide range of device parameters. The transistor self gain, i.e., the product of transconductance g m and output resistance r 0 , are examined. The device design tradeoffs are discussed. The device size and size scaling are discussed and compared to CMOS. Scaling of the physical base width as well as the factors limiting base width scaling are discussed. Opportunities for significant power reduction in designing conventional bipolar circuits in the novel lateral transistors are illustrated. Finally, a path for reducing the operating voltage for bipolar circuits toward 0.5 V is offered.
II. Device Structure and Properties
For modeling purposes, the npn device structure in Fig. 1 is represented by the schematics in Fig. 2 , where W E represents the effective distance between the emitter ohmic contact and the E-B junction, L E is the emitter stripe length, and W E−C is the separation between the n+ emitter and the n+ collector. The emitter and collector area is A E = L E × T si . The parasitic resistances and the relationship between device terminal voltage and junction voltage are as indicated in the figure.
A. One-Dimensional Transport
When a lateral npn transistor is turned on with a voltage V BE , its base current flows vertically down from the base terminal and then turns and flows in the intrinsic base horizontally toward the emitter. The vertical base current flow causes a vertical IR drop between the top (p+/p interface) and the bottom (p/BOX interface) of the intrinsic base, causing V BE (top) to be larger than V BE (bottom). When this voltage difference is larger than kT/q, there is appreciable current crowding, with the local current density appreciably larger near the top than near the bottom. An upper bound for this voltage difference is [2] 
where R Sbi (0) is the intrinsic-base sheet resistivity at V BE = 0, and J B (V BE ) is the operating base current density. Since this is an upper bound, we can assume that current crowding is negligible if the RHS of (1) is less than kT /q. As an illustration, consider a device with R Sbi (0) = 5 k /ٗ, T si = 60 nm (which is typical silicon thickness for PDSOI CMOS), and operating at J B = 1 mA/ μm 2 . The RHS of (1) gives 9 mV, which is about 0.35 kT/q. That is, the transistor currents can be described by 1-D transport equations. In this paper, 1-D transport is assumed.
B. Current Capability in Low-Injection Operation
When a bipolar transistor is operated at low currents, its current increases with voltage as exp(qV BE /kT ). As the current increases, at some point the local minority-carrier density becomes larger than the majority-carrier density. Beyond that point, the dependence of current on V BE degrades. For a vertical transistor, this "current degradation" point is determined by the collector, which is the most lightly doped region. For a symmetric lateral transistor, the degradation point is determined by the base, which is the most lightly doped region.
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With E-C symmetry, the low-injection currents are [2] :
and
with
where n ieB and n ieE are the effective intrinsic carrier densities in the base and the emitter, respectively, D nB and D pE are the diffusion coefficients for electrons in the base and holes in the emitter, respectively, N B and N E are the doping concentrations in the base and in the emitter, respectively, and W B is the width of the quasi-neutral base. Equations (2) 2 , yet its currents can still be described by (2) to (5) .
The realizable J C in practice will depend on the emitter series resistance r e of the device. With the emitter and collector doping concentrations, N E and N C , greater than 1 × 10 20 cm −3 , r e is limited by contact resistance. In modern CMOS technology, silicide processes yielding contact resistivity < 1×10 −8 -cm 2 are common [3] . For a contact resistivity of 1 × 10 −8 -cm 2 , a transistor with L E = 1 μm will have r e = 50 if the silicide contact width is 20 nm.
C. Device Capacitances and Intrinsic-Base Resistance
The width W B of the quasi-neutral base is modulated by the junction voltages through the relationship
where W d is the junction depletion layer width. Voltagemodulation effect is small for a large base width, but not negligible for base widths of nanometer dimension. In this paper, voltage-modulation effects were accounted for in a selfconsistent manner in all the calculated results.
As long as N B is small compared to N E and N C , we have
where ψ bi is the diode built-in potential. With both the emitter and collector degenerately doped, the Fermi levels in the emitter and collector are pinned at their band edges, and the built-in potential is given by
where E g is the bandgap energy and n i is the intrinsic carrier density. The B−E diode depletion layer capacitance is
and the B-C diode depletion layer capacitance is
The B-E capacitance C BE and the B-C capacitance C BC are and
where C BE,fringe and C BC,fringe are the fringing capacitances per unit emitter stripe length. For CMOS, the fringing capacitance is typically 0.08 fF/μm. The same value is assumed here. The four delay times or transit times representing the diffusion capacitance caused by stored minority charge are [2] :
for the emitter delay time in a shallow-emitter transistor,
for the base delay time,
for the B-E space-charge-region delay time, and
for the B-C space-charge-region delay time, where v sat is the electron saturation velocity. The corresponding emitter diffusion capacitance is
where τ F = (τ E + τ B + τ BE + τ BC ) is the forward transit time. If the B-C diode is also forward biased, there is a corresponding collector diffusion capacitance C DC . The intrinsic-base resistance r bi is where ρ B is the base resistivity. The total base resistance is
where r bx is the extrinsic-base resistance. (2)- (5) were used to model the measured device currents. The unified bandgap narrowing model [4] is used to calculate n ieB and n ieE . The parameters W E , W E−C (if not known), and the resistances r e , r c and r bx can be determined from fitting the Gummel plots. Fig. 3 shows good agreement between modeled and measured currents for a device with W E−C = 98 nm. The large r e , r c , and r bx in the data are due to the non-optimal device layout and silicide process used in fabricating the devices.
III. Modeling the Device Currents Equations

IV. Projected Device Performance Results
The transistor performance was evaluated by using the current equations (2) to (5), the capacitance equations (11) to (14), the transit time equations (15) to (18), and the base resistance equations (20) and (21) to calculate the frequencies f T and f max , and the Early voltage V A from the commonly used expressions [2] : and
We assumed r e = r c = 100 -μm, which is consistent with modern CMOS technology. The assumed r bx = 20 -μm is reasonable for metal contact to extrinsic base located directly above the intrinsic base. The assumed T si of 20-60 nm is consistent with advanced SOI CMOS technology. Fig. 4(a) shows that for a given W E−C , f T and f max decrease as N B is increased, due to an increase in W B and junction capacitance. Fig. 4(b) shows that reducing T si increases f max due to r bi reduction with T si . 
V. Example of Design to Specification
The design in Fig. 6 has peak f max > 1 THz, but the peak f T is only 260 GHz. For applications needing a better balance between f T and f max , W E−C can be reduced to increase f T and T si can be increased to reduce f max . The reduction in V A and self gain can be minimized by increasing N B , if desired. Fig. 7 shows that f T of 350 GHz and f max of 700 GHz can be achieved in this approach. The values shown in Fig. 7 are significantly higher than those reported for 32 nm SOI CMOS [5] .
VI. Density and Scaling
The layout of lateral bipolar is similar to that of CMOS. One difference could be in the placement of metal contact to the extrinsic base. In CMOS, the metal contact to the gate is located away from the inversion channel region. In bipolar, if r bx is a concern, metal contact to the extrinsic base should be located over the intrinsic base, not away from the intrinsic base.
A. Density Comparison with CMOS
For a targeted device current, a bipolar device takes less area than a CMOS device. As an example, consider a device The silicide area on the emitter and collector scale similarly to those for the source and drain as long as r e remains acceptable. If r e becomes too large, the width of the silicide region should be increased to lower r e . If the scaled "spacer" on the extrinsic base becomes too thin and leads to unacceptably large base current, "raised source/drain" techniques common used in scaled CMOS may be used. The penalty is increased B-E and B-C fringing capacitances.
B. Physical Base Width Scaling
The physical width W E−C is scalable with increased N B . The collector current is proportional to the intrinsic-base sheet resistivity R Sbi . If current gain is adequate, designers typically aim for lower R Sbi for smaller r b and higher performance. R Sbi of about 5 k /ٗ is typically used in high-performance designs and R Sbi of 10-20 /ٗ in designs where higher current gain or higher breakdown voltage is desired. R Sbi is related to W B by 
C. Factors Limiting Physical Base Width Scaling
Note that Fig. 8 shows no design points at N B > 5×10 18 cm −3 for a design with R Sbi (0) = 20 k /ٗ. This is due to the fact that the corresponding W B in (25) becomes fully depleted when the B-C diode is reverse biased in standby mode. In standby mode, V BE = 0 V and V BC = −V cc , and W dBC is widened by the reverse bias. In a vertical transistor, N C < N B and W dBC widens into the collector. However, in a symmetric lateral transistor, N C > N B and W dBC widens into the base. If W B is not wide enough to absorb this depletion Fig. 9 . Schematic cross sectional view of a modern vertical bipolar transistor. When base push out occurs and/or when the transistor is in saturation, minority charge is stored primarily in the n and n -collector regions.
layer widening, the transistor suffers E-C punch through and the design is not acceptable. Similarly, as indicated in Fig. 8 . Band-to-band tunneling in such heavily doped diodes will limit base width scaling. Fig. 9 is a schematic cross section of a typical modern vertical transistor. During operation, minority charge is stored in the emitter, the base, and the collector. The collector stores the most charge by far because of its light doping and large physical volume. In saturation, when the B-C diode is forward biased, or when operated in reverse-active mode with the B-C diode performing the switching, the large amount of minority charge in the collector makes a vertical transistor very slow. A golden rule in circuit design using vertical bipolar has been not to let a transistor go into saturation during operation. Vertical bipolar circuits that operate in reverse-active mode, such as I 2 L (Integrated Injection Logic), have speeds limited to somewhat less than 1 ns [6] .
VII. Rethink Bipolar and its Opportunities
The unique characteristics of symmetric lateral bipolar transistors, with no base push out and equal speed in forwardactive and reverse-active modes, suggest a need to rethink bipolar circuits and circuit opportunities offered by the technology.
A. Conventional Resistor-Load Bipolar Circuits
Many bipolar circuits, such as ECL (emitter-coupled logic) and CML (current-mode logic), employ resistors as loads. The voltage drop across a load tends to drive the transistor connected to the load into saturation. Designers use larger V cc to avoid saturation, resulting in larger power dissipation.
As an illustration, consider the inverter shown in Fig. 10 . We assume both V in and V out have the same swing V . If saturation is not an issue, V cc can be V . However, if forward biasing of the B-C diode is to be avoided completely, the minimum V cc is 2 V . This example suggests that the voltage across an inverter element in a bipolar circuit can be reduced by up to 50% if the circuit is designed using symmetric lateral transistors. 
B. Power Reduction from Transistor Size Consideration
It is apparent from comparing the vertical transistor in Fig. 9 with the lateral npn transistor in Fig. 1 that the CMOS-like layout leads to large reduction in device area. For the same L E , a lateral transistor is probably about 3x smaller. Furthermore, as discussed in Section II-B, a lateral transistor can operate at J C > 100 mA/μm 2 without performance degradation. Vertical transistor typically has performance peaking at < 40 mA/μm 2 [7] , [8] . Therefore, for a given emitter-stripe width (T si in lateral transistor), a lateral transistor can have L E that is 2.5x shorter. For a given device current, a lateral transistor could be more than 7x smaller in size compared to a vertical transistor.
A smaller transistor size means shorter wires and smaller device and wire capacitances. Since C V/I is a measure of speed, the current needed to achieve a target speed is reduced as C is reduced. This current reduction translates directly into reduction in power for a circuit designed in lateral transistors.
C. Re-evaluation of Integrated Injection Logic
From the mid to the late 1970's, there was a lot of excitement in the VLSI industry about the prospect of integrated injection logic. I 2 L is by far the densest circuit. It uses small size devices, and requires one pnp per gate for current injection and only one npn per fan-out. Thus an inverter with FO = 3 takes only four transistors. The npn transistors in an I 2 L circuit operate in the reverse-active mode. As a result, even with advanced self-aligned vertical Si-base bipolar technology, I
2 L has minimum delays not much below 1 ns [6] . This speed limitation, together with the rapid progress in CMOS scaling in the early 1980's, caused the demise of I 2 L. Since the symmetric lateral bipolar transistors operate equally fast in forward-active and reverse-active modes, there should be no speed degradation due to reverse-active-mode operation. The performance of I 2 L in lateral bipolar was simulated using the terminal-oriented model [9] , for a FO = 3 circuit. The npn has T si = 25 nm, L E = 50 nm and W E−C = 32 nm. During operation, the maximum pnp current is I Cpnp,max = I C0pnp exp(qV cc /kT ). The corresponding pnp base current is I Bpnp,max = I B0pnp exp(qV cc /kT ). In standby, the power dissipation depends on the input. For a chain of identical circuits, with one stage driving the next, and using npn and pnp having the same base current characteristics, an upper bound for the average standby power per circuit is V cc [I Cpnp,max +2(1+FO)I Bpnp,max ]/2. The power supply voltage V cc is simply V BE of the pnp injector. The simulated delays are shown in Fig. 11 . The results are consistent with those obtained by simple area scaling from the data obtained using 2.5 μm vertical bipolar [6] . The minimum delay reported for vertical bipolar was 0.8 ns. The minimum delay in Fig. 11 is 2.4 ps. Fig. 11 indicates a power-delay product < 100 aJ. The reasons for the small power-delay product are the very small device capacitance and the small V cc values.
The power-delay product in Fig. 11 is well within the same range as 2-way NAND gates built with speculative "post-CMOS" devices [10] . It is therefore reasonable to include I 2 L in lateral bipolar in any future evaluation of "post-CMOS" logic devices. This should be done at the circuit macro and chip levels.
D. Complementary Bipolar Circuits
The concept of CMOS-like complementary bipolar (CBipolar) circuits has been around for a long time [11] . The basic building block is a CBipolar inverter shown in Fig. 12 . It operates with a voltage V cc equal to the V BE for one transistor. In operation, the transistors go into full saturation with B-C forward biased at V cc . As explained earlier, vertical bipolar devices are simply not suitable for operation in saturation, and hence there has been little development of CBipolar circuits.
The lateral devices shown in Fig. 1 are ideal for CBipolar because there is no penalty operating in saturation. The performance of a CBipolar circuits remains to be evaluated. Nonetheless, the density discussion in Section VI-A suggests that CBipolar could have density advantage over CMOS.
E. Novel BiCMOS Circuits
The fabrication process flow for lateral bipolar is similar to that for CMOS [1] , suggesting the possibility of integrating lateral pnp and npn with SOI CMOS. This in turn suggests the possibility of novel circuits consisting of one or more CMOS devices and one or more CBipolar devices. If needed, two silicon thicknesses may be used, one for CMOS and one for lateral bipolar. One such circuit is the SRAM cell illustrated in Fig. 13 , consisting of two cross-coupled CBipolar inverters as the memory element and two nFETs as access devices. The exponential voltage dependence of the bipolar currents leads to large noise margins in the butterfly curves. The example shows that even for a large imbalance (more than 30x) in the npn and pnp current gains, the noise margin remains large. This example is just one indication of the opportunities for circuit innovation when both complementary bipolar devices and CMOS devices are available on the same chip.
VIII. Path to Lower-Voltage Operation Bipolar transistors are typically designed to operate at their maximum useful current densities. This approach gives the densest circuit and smallest device and wire capacitances. For a Si-base transistor to operate at J C of 100 mA/ μm 2 , V BE is 1.0 V, suggesting a minimum V cc value of 1 V. The exact V cc value depends on the circuit and on the required design margin.
The quantity (n ieB ) 2 in (4) and (6) is proportional to exp(−E gB /kT ), where E gB is the bandgap of the base region. Therefore, the collector current has the form
As long as (qV BE -E gB ) is the same, the collector current density remains about the same when a transistor is built using a different semiconductor having a different bandgap.
As an example, consider using GeOI instead of SOI. The bandgap is 1.12 eV for Si and 0.66 eV for Ge. For a given device design, a Ge-base transistor operates at a voltage 0.46 V lower than a Si-base transistor. Therefore, if a circuit using Si-base transistors operates at V cc of 1 V, the same circuit performance can be realized at V cc of about 0.54 V using Gebase transistors, leading to almost 4x reduction in power.
IX. Discussion and Conclusion
The thin-base symmetric lateral bipolar transistor on SOI represents a major breakthrough in bipolar technology. It is an ideal bipolar device structure, has no base push out effect, and operates equally fast in forward-active and reverse-active modes. It is similar to CMOS in layout and scaling.
Compared with CMOS, "gate patterning" for lateral bipolar is probably less challenging because W E−C , being the sum of W B and the two adjacent depletion layers, is relatively large. It would be challenging to obtain a device with both peak f max near THz and V A > 10 V. However, the CMOS-like process suggests that devices having various W E−C and N B , and hence various characteristics, can be made available on the same chip, e.g. from a device with f max of about 1 THz and V A of about 5 V to a device with f max of 300 GHz and V A of 40 V. Such on-chip device variety makes symmetric lateral bipolar on SOI a versatile technology for THz applications.
Compared to vertical bipolar, lateral bipolar offers large device area reduction and enables bipolar circuits to be operated at lower voltages, up to 2x lower in some cases. The combination of voltage reduction and area reduction suggests a need to rethink and re-evaluate bipolar circuit design. With npn and pnp being available with CMOS on the same chip, there should be exciting opportunities for innovation in bipolar circuits and BiCMOS circuits. With Si as the semiconductor, a lateral bipolar transistor operates at about 1.0 V. With Ge as the semiconductor, the operating voltage can be reduced to about 0.5 V.
